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Abstract 
With thermal phase lag measurements, current paths are tracked in a Class A Radio 
Frequency (RF) power amplifier at 2 GHz. The amplifier is heterodynally driven at 440 
MHz and 2 GHz, and its resulting thermal field respectively inspected at 1013 and 113 
Hz with an infrared lock-in thermography system. The phase lag maps evidence with a 
higher sensitivity than thermal amplitude measurements, an input-output loop due to a 
substrate capacitive coupling. This limits the amplifier’s performance, raising the power 
consumption in certain components. Other information relative to local power 
consumption and amplifier operation is also inferred. This approach allows the local 
non-invasive testing of integrated systems regardless of their operating frequency. 
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Layout studies in Radio Frequency (RF) Integrated Circuits (ICs) are crucial to 
understanding their performance limits1 and ageing effects.1,2 Traditionally, the IC local 
behavior has been inferred from high level electrical figures of merit; which requires 
expensive equipment, complex tests, and access to internal nodes with frequency 
adapted pads.3,4,5 Unfortunately, this approach cannot always determine intradie 
parasitic couplings responsible for high frequency undesired current paths, whose 
detection and prevention is a cornerstone in RF ICs analog design (mainly in power 
amplifiers).1,6,7 Such paths can limit the IC frequency response and power delivered to 
the load, giving rise to overloading conditions and eventually, the IC failure.8 To 
identify them, an innovative and efficient solution is its local tracking through the IC 
under operation. In this regard, using off-chip thermal imaging systems (e.g., Infrared 
Lock-In Thermography9 –IR-LIT–, thermoreflectance10, or MOSFET hot-carriers’ 
luminescence11) is very promising. 12,13,14,15,16,17 They noninvasively sense the heat 
generated while the IC is under operation. Besides, the Joule effect allows converting 
electrical information from a high frequency f into a thermal field at a lower frequency 
Δf (heterodyne detection) within the imaging system bandwidth.13,17,18,19 Currently, such 
techniques are only employed for failure analysis and debugging,13,17,18,20,21,22,23,24 
whereas maximum frequencies of 30 MHz in test structures19 and around 14 MHz in IC 
powering systems17 have been reported. They only monitor the thermal amplitude of hot 
spots, where thermal phase lag only assists to locate them through the following 
criterion: a maximum in amplitude and a minimum in phase lag should be detected at 
the same place.17,19 As a new application scenario, this work proposes tracking the 
current paths in more complex systems (RF ICs) operating within GHz range by thermal 
phase lag measurements. In comparison with amplitude monitoring, phase lag is surface 
emissivity independent9 and more sensitive to heat sources detection (thermal activity) 
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when synchronized with a driving electrical signal. 
To illustrate this, let us consider an IC with N devices located on top of a 
semiconductor die at several positions 𝑟!. The IC input is driven with a voltage 𝑉!"#(𝑡), 
which allows heterodyne excitation, i.e.: 𝑉!"#(𝑡) = 𝑉!"#,! cos 2𝜋𝑓!𝑡 + cos 2𝜋𝑓!𝑡  
such that Δ𝑓 = 𝑓! − 𝑓! ≪ 𝑓!, 𝑓! and f = 𝑓! ≈ 𝑓!. These devices may behave as thermally 
interacting heat sources and leading to a total thermal field ΔT (𝑟,t) at any given location 
on the die surface 𝑟. The i-th heat source withstands a voltage drop Vi ( f ) and current 
Ii ( f ), and dissipates, due to Joule effect, a real power spectral component at Δ𝑓 Pi (t):19 
 𝑃!(𝑡) = 𝑉!(𝑓) 𝐼!(𝑓)    cos(𝜂!(𝑓))   cos(2𝜋Δ𝑓  𝑡 + 𝜗! + 𝜒)   (1) 
 
where 𝜂!(𝑓) is the electrical phase lag between 𝑉!(𝑓) and 𝐼!(𝑓), 𝜗! corresponds to the 
phase lag of the heat generated (or power dissipated) between each heat source (or 
device), and 𝜒 provides the phase lag respect to 𝑉!"#(𝑡). Thus, the i-th heat source 
generates a thermal field spectral component at Δ𝑓 [∆𝑇!( 𝑟 − 𝑟! ,Δ𝑓)] with an 
amplitude ∆𝑇!( 𝑟 − 𝑟! ,Δ𝑓)  and phase lag 𝜃!( 𝑟 − 𝑟! ,Δ𝑓)+ 𝜗!. When all heat sources 
thermally interact, the amplitude and phase lag of the spectral component at Δ𝑓 of the 
thermal field resulting from their thermal interaction [ Δ𝑇(𝑟,Δ𝑓)  and 𝜙!(𝑟,Δ𝑓), 
respectively] writes as: 
∆𝑇(𝑟,Δ𝑓) = ∆𝑇!( 𝑟 − 𝑟! ,Δ𝑓) !!!!!
+ 2 ∆𝑇!( 𝑟 − 𝑟! ,Δ𝑓) ∆𝑇!( 𝑟 − 𝑟! ,Δ𝑓)   cos 𝜃!( 𝑟 − 𝑟! ,Δ𝑓)+ 𝜗!!!!!
− 𝜃! 𝑟 − 𝑟! ,Δ𝑓 + 𝜗! ! !                                                                                                                                               (2) 
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𝜙!(𝑟,Δ𝑓) = tan!! ∆!!( !!!! ,!!)   !"# !!( !!!! ,!!)!!!!!!!∆!!( !!!! ,!!)   !"#   !!( !!!! ,!!)!!!!!!!                                (3) 
 
where equations (1)-(3) link Δ𝑇(𝑟,Δ𝑓)  and 𝜙!(𝑟,Δ𝑓) to the high frequency electrical 
signals flowing through each device. For reliable lock-in measurements, both 𝜙!(𝑟,Δ𝑓) 
and 𝜒 are mandatory to be stable or noiseless, even when low or null ∆𝑇(𝑟,Δ𝑓)  is 
detected. When given, this situation points out a certain thermal activity or heat 
generation in correlation with the reference signal 𝑉!"#(𝑡); and 𝜙!(𝑟,Δ𝑓) measurements 
can indicate current paths (whenever thermal activity is detected) and power flows (i.e., 
absorbed –positive– or delivered –negative– power from the biasing source)25. In 
Eq. (1), when 𝜗! is only induced by 𝜂!(𝑓),  𝜗! = cos!! sgn cos(𝜂!(𝑓)  is fulfilled, 
where sgn(cos(𝜂!(𝑓)) is the sign function of cos(𝜂!(𝑓). Therefore, 𝜗! can only be 0 or π 
rad. This extremely affects the spatial response of 𝜙!(𝑟,Δ𝑓), as 𝜃!( 𝑟 − 𝑟! ,Δ𝑓) has a 
weaker dependence on 𝑟 − 𝑟! . Consequently, 𝜙!(𝑟,Δ𝑓) spatial profiles present an 
abrupt transition with a large signal variation, which enhances the measurement 
dynamic range, as in the thermal gradient monitoring,14 and provides a higher immunity 
to noise than those of Δ𝑇(𝑟,Δ𝑓) .26 As a proof of concept, this work proposes to locally 
study by IR-LIT the current paths of a Class A RF power amplifier at f = 2 GHz to 
determine an input-output loop due to a substrate capacitive coupling. IR-LIT has been 
selected because of its commercial availability, minimum requirements in sample 
preparation, thermal sensitivity,14 and capability of carrying out heterodyne detection.19  
Figure 1 depicts the schematic (a) and the layout (b) of the power amplifier under 
study: 2 transistors in a cascode topology, with an isolated DC output and an L-C band 
input (implemented in Figure 1 with Lin and Cin) frequency tuning. The transistors role 
in the amplifier is the following. M1 is a DC self-biased (through resistor R1) transistor 
in common source, which converts the applied input gate voltage into an output drain 
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current to reach the amplifier power gain required in the load (e.g., antenna). By 
contrast, M2, in common gate, isolates the output node and M1.27 This amplifier has 
been fabricated in 0.35 µm 2P4M (2 levels of polysilicon, 4 levels of metal) 
Complementary Metal-Oxide-Semiconductor (CMOS) technology onto a 725 µm thick 
substrate and tuned at a central frequency fc,G = 440 MHz. For the experiments, the 
amplifier input has been heterodynally driven with an Agilent E4438C ESG Vector 
Signal Generator (total input power |Pin,het| of 0.5 mW), and a FLIR SC5500 IR camera 
has been employed for thermal acquisitions. A frame rate of 376 Hz and an integration 
time of 1200 µs have been considered (i.e.: 2.5×104 images processed at Δf). To 
improve the signal to noise ratio (SNR) during IR measurements, the die, attached to a 
specifically-designed RF board, has been placed on a micropositioning stage thermo-
regulated with a Peltier system and its operating temperature Ti has been set for 60ºC. 
As a result, the maps of Δ𝑇(𝑟,Δ𝑓)  and 𝜙!(𝑟,Δ𝑓) (referred to as Δ𝑇  and 𝜙!) were 
derived. The so-called ∆𝑇  apparent maps ( ∆𝑇 !"") have been also used, as they allow 
straightforward analyzing the electrical behavior when IC locations or areas with the 
same surface emissivity are considered.  
The capacitive input-output loop has been studied by comparing ∆𝑇 !"" at f = fc,G 
[Figure 2 (a)] with ∆𝑇 !"" and 𝜙! at f = 2 GHz [Figures 2 (b) and (c), respectively] 
setting the appropriate Δf in each case. For f = fc,G, Δf =1013 Hz was selected to confine 
the thermal field around the heat sources, whereas for f = 2 GHz, Δf = 113 Hz was set to 
obtain during IR-LIT acquisitions, an optimum SNR ensuring the measurement 
independence from boundary conditions.14,19 Amplitude results are first used to identify 
which amplifier devices behave as hot spots at two different frequencies. As explained 
latter, phase measurements will assist in determining high frequency parasitic capacitive 
couplings which are not appearing at the central frequency. Fir this reason, 𝜙! at 
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f = 440 MHz is not provided. In Figure 2 (a), transistors M1 and M2, jointly with the 
capacitor Cext,2 (power delivered to the output), are the components with higher 
consumption during regular operation. This contrasts with Figure 2 (b) where Lin and M2 
are the main heat sources, as also observed in 𝜙! map [Figure 2 (c)]. This indicates that 
at f = 2 GHz, iin is mainly diverted across a capacitive coupling path [Path A], while that 
expected without any input-output loop [Path B] is still thermally detectable. To better 
interpret such results, a high frequency small-signal equivalent circuit has been inferred 
in Figure 2 (d) for Paths A (in solid blue) and B (in dashed red). These qualitative 
description considers: the Lin series resistance (RLpar), transconductance 𝑔!,!! for each 
transistor (i.e., m=1, 2), which relates the drain current 𝑖!,! with the gate to source 
voltage 𝑣!",!, and its parasitic capacitances (i.e., gate to drain, Cgdm, and gate to source, 
Cgsm)28. In Figures 2 (b) and (c), Path A is observed below Cin and between the hottest 
areas corresponding to Lin and M2. Additionally, other local heat sources (HS1 and HS2) 
appear. HS1 corresponds to the interconnecting via between metal levels 3 and 4 in Lin, 
whereas HS2 locates a hot spot along the connection track (metal level 3) between Lin 
and Cin only observable as a local minimum in 𝜙! map. These results differently reveal 
the origin of the Lin-M2 capacitive path when the substrate equivalent impedance [Rsubs 
in series with Csubs, Figure 2 (d)] decreases with f. In |ΔT|app map, the coupling is mostly 
located between HS2 and M2 (below Cin) and between HS1 and M2, showing a noisy 
spatial acquisition. By contrast, a larger area in figure 2 (c) depicts the coupling in 𝜙! 
map with a much better spatial SNR. On the other hand, Path B is pointed out only in 𝜙! map [Figure 2 (c)], where HS2 and Cin thermal activities are detected (local minimum 
in 𝜙! reached). When |ΔT|app is practically null in some IC components (e.g., R2, Cext,1, 
R1, Cin or M1), additional information can be extracted from 𝜙! maps with a higher 
dynamic range, e.g., R2-Cext,1 branch, R1, Cin and M1 are thermally active. This 
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evidences an extremely low current level (almost negligible) passing across them, as the 
power consumption in such components is practically null according to |ΔT|app map. 
Consequently, at f = 2.0 GHz, iin mostly passes across Lin and M2, avoiding M1. 
Accordingly, the following can be inferred: when iin starts to divert through Path A, 
Vgs1, and consequently, Vds1 and Vsg2, decrease, lowering the power dissipated by M1 
[Figures 2 (c) and (d)]. On the contrary, M2 conducts both the currents from Paths A and 
B, as it operates as a cascode (resistor-like element) extremely increasing its heat 
dissipation [Figures 2 (c) and (d)]. Simultaneously, the impedance in Lin increases with 
frequency, which enlarges its voltage drop or vL,par [Figures 2 (b), (c), and (d)], and 
consequently, its power dissipation. 
Thanks to the higher sensitivity and larger dynamic range of 𝜙! measurements, 
deeper details can be deduced about the IC power flow and M2-Lin coupling. Figure 3 
depicts a 𝜙! map superposed to the IC layout (a), reporting two 𝜙! profiles: the former 
along M1 and M2 [(b), referred to as 𝜙!|!!], and the latter between both transistors and 
Lin [(c), referred to as 𝜙!|!!"]. Moreover, Figure 3 (c) presents a data averaging 
performed for x < 360 µm (black solid lines) to illustrate the sensitivity of this approach 
for a spatial noisy acquisition. With regards to the power flow, 𝜙!|!! points out without 
any spatial filtering, an abrupt transition coincident with the M1 placement, and its 
minimum is aligned with M2 location, i.e., the main heat source along 𝜙!|!! [Figure 3 
(b)]. According to the presented theory, this steep variation is consequence of 𝜗!! − 𝜗! =π rad (l refers to any other IC component), and only occurs when 𝜂!! = π rad and 𝜗!! ≫ 𝜗! ,𝜃!! ,𝜃!. Therefore, M1 is still delivering electrical power 
from the biasing sources to the rest of IC components, though the heat generation is 
very low as derived from |ΔT|app map [Figure 2 (b)]. This is confirmed with the behavior 
of other IC components thermally active in Figure 3 (a), which are almost at the same 
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𝜙! than M2. As for Lin-M2 coupling, 𝜙!|!!" presents a local relative minimum between 
HS1 and HS2 [Figure 3 (c)], which indicates the parasitic path position in the IC 
[necessary condition according to Eq. (3)]. The local modulation in 𝜙!|!!" minimum 
observed in Figure 3 (c) allows correlating not only the HS1 and HS2 locations with 
layout interconnecting elements, but also the track vias to Cin (via, Cin) and Lin output 
(via) in HS2. According to this figure, HS1, HS2, and track vias in HS2 are the leakage 
current spots responsible for the substrate capacitive coupling. 𝜙! also allow studying the thermal range between heat sources to consider whether 
they interact. 𝜙!|!! and 𝜙!|!!" show for x > 360 µm, a linear trend on lateral position x, 
whose slope follows the equation:19 
 𝛼 = 1 𝐿! = 𝜋  Δ𝑓 𝐷! .    (4) 
 𝛼 corresponds to the inverse of the thermal characteristic length LD defining the heat 
confinement radius around a non-interacting heat source, and 𝐷! is the Silicon thermal 
diffusivity (85.49+2.41 mm2 s−1, used in this work).29 According to this 𝐷! value and 
Eq. (4), 𝛼 is (2.04+0.06)×10-3 µm-1, which perfectly agrees with that experimentally 
inferred from Figures 3 (b) and (c) (α1 and α2, respectively). This reveals two important 
conclusions on spatial noise and thermal interaction range. Firstly, even in the noisiest 𝜙! interval [highlighted in grey in Figures 3 (b) and (c)], experimental data still follow 
such linear behavior expected when non-interacting punctual heat sources within an 
infinite media are dissipating power. 14,19 Thus, by employing behavioral modeling, 
increasing camera acquisition time, or even using a low pass filter, spatial noise in 𝜙! 
can be overcome. Secondly, this criterion should be different when heat sources 
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interact, as deduced from Figure 3. In Figure 3 (b) around M2 location, 𝜙!|!! has 
another slope α’D (in solid blue) whose inverse provides a new characteristic length 
L’D = 258 µm. This distance can be a new criterion to discriminate purely thermal 
interacting heat sources (i.e., substrate heat diffusion). From visual inspections in Figure 
3 (a), the location of all IC parts can be deduced at shorter distances than those indicated 
above (approximately 40 µm or less). According to this, the distances between HS2 - M2 
and HS1 - M2 (270 µm, approximately) are long enough to detect a relative minimum in 𝜙!|!!" originated by a heat source caused by a substrate current.  
As another interesting result, the real power averaged over Lin and M2 ( 𝑃 !!" and 𝑃 !!, respectively) at f = 2 GHz can be estimated gathering 𝜙! and ∆𝑇  results with 
electrical measurements of a virtual network analyzer (ZVM Rohde & Schwarz). First, 
the output power (35µW) and reflected input power coefficient (15%) at f = 2 GHz are 
required. With these values, it can be calculated that 71% of |Pin,het|/2 (a half of |Pin,het| 
per f1 and f2) is mainly dissipated into heat in Lin and M2 [according to Figures 2 (b) and 
(c)]. Next, from the thermal amplitude averaged in Lin ( ∆𝑇 !!") and M2 ( ∆𝑇 !!), 𝑃 !!" 
and 𝑃 !! ( 𝑃 !, where i = Lin or M2) can be extracted with the following expression: 
 𝑃 ! = ∆! !∆! !!"! ∆! !! 0.71   𝑃!",!"# /2      (5) 
 
where 𝑃 ! = 𝜅 ∆𝑇 ! with the same 𝜅 for each device is assumed in a first 
approximation. Thus, taking into account ∆𝑇 !!" and ∆𝑇 !!at f = 2 GHz and |Pin,het|/2 
(i.e., |Pin,het|/2 = 250 µW); 𝑃 !!" and 𝑃 !! are 76.3+15.4 and 101.1+20.5 µW, 
respectively. Such values are not high enough to induce the amplifier failure, but in 
another case, the IC proper operation could be compromised. 
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In summary, 𝜙! maps allow an on-line characterization of current paths and IC 
parts with a higher resolution than |ΔT| maps. 𝜙! can be used to improve the IC 
reliability and performances by design, or to locate the parts of the IC layout responsible 
for a yield drop. Another benefit when combined with |ΔT| measurements is not only the 
capability of inferring small-signal equivalent models by tracking current paths, but also 
to gain insight into the IC electrical behavior and quantitatively determine the 
components power consumption at any working frequency. This shows a great potential 
in future studies dealing with amplifier efficiency, induced overloading conditions in IC 
blocks, and other issues due to the connection tracks. Besides, this approach can be 
extended to other applications regardless of their working frequency, as for instance, the 
microstrip filters characterization. 
This work has been partially supported by the Spanish Ministry of Science and 
Innovation (Research Programs TrenchSiC TEC2011-22607, SMARTCELLS 
TEC2014-51903-R, TEC2013-45638-C3-2-R, and Ramon y Cajal RYC-2010-07434) 
and by Generalitat de Catalunnya from AGAUR funds (2014-SGR 1596).  
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Figures & Captions: 
 
 
 
Figure 1. (a) Schematic of the cascode power amplifier analyzed. (b) Layout view of 
power amplifier, highlighting its in/output pads and pinout, main interconnection tracks 
(power supply, VDD, Ground, VSS, input, Vin, and output, Vout), active (M1 and M2) and 
passive (Cin, Lin, Cext,1 Cext,2, R1 and R2) components. 
 
 
 
Figure 2. (a) |ΔT|app map carried out at Δf = 1013 Hz and f = 440MHz. (b) |ΔT|app map 
performed at Δf = 113 Hz and f = 2 GHz. (c) φτ map performed at Δf = 113 Hz and 
f = 2 GHz. (d) Main paths taken by iin at f = 2 GHz indicated in an amplifier’s small-
signal equivalent circuit pointing out the path provided by substrate capacitive coupling 
or Path A (solid blue line), and that expected without coupling or Path B (dashed red 
line). 
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Figure 3. 𝜙! map (at f = 2 GHz and Δf = 113 Hz) superposed to physical layout (a), 
correlating IC devices and components location with heat sources, and also indicating 
the direction of performed lateral profiles 𝜙!|!! and 𝜙!|!!". 𝜙!|!! and 𝜙!|!!" profiles 
are presented in (b) and (c) respectively, pointing out the location of heat sources 
detected by 𝜙! measurements, IC area with noisy 𝜙! readings (highlighted in grey), and 
performed average (in black), jointly with the fitted linear expression with x to extract 
the slopes α1, α2 (in red), and α'D (in blue). 
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